mirror of
https://github.com/RGBCube/serenity
synced 2025-07-25 23:17:45 +00:00
Kernel/riscv64: Add RISC-V Processor class
This commit is contained in:
parent
24e64cac7e
commit
194bf5a677
7 changed files with 406 additions and 0 deletions
|
@ -27,6 +27,7 @@ extern "C" {
|
|||
|
||||
#define TODO() __assertion_failed("TODO", __FILE__, __LINE__, __PRETTY_FUNCTION__)
|
||||
#define TODO_AARCH64() __assertion_failed("TODO_AARCH64", __FILE__, __LINE__, __PRETTY_FUNCTION__)
|
||||
#define TODO_RISCV64() __assertion_failed("TODO_RISCV64", __FILE__, __LINE__, __PRETTY_FUNCTION__)
|
||||
|
||||
#define VERIFY_INTERRUPTS_DISABLED() VERIFY(!(Processor::are_interrupts_enabled()))
|
||||
#define VERIFY_INTERRUPTS_ENABLED() VERIFY(Processor::are_interrupts_enabled())
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue