mirror of
https://github.com/RGBCube/serenity
synced 2025-05-31 14:28:12 +00:00
Kernel/PCI: Move the PCI components as a subfolder to the Bus directory
This commit is contained in:
parent
26e9140ea1
commit
6568bb47cb
43 changed files with 60 additions and 60 deletions
95
Kernel/Bus/PCI/IOAccess.cpp
Normal file
95
Kernel/Bus/PCI/IOAccess.cpp
Normal file
|
@ -0,0 +1,95 @@
|
|||
/*
|
||||
* Copyright (c) 2020, Liav A. <liavalb@hotmail.co.il>
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-2-Clause
|
||||
*/
|
||||
|
||||
#include <Kernel/Bus/PCI/IOAccess.h>
|
||||
#include <Kernel/Debug.h>
|
||||
#include <Kernel/IO.h>
|
||||
#include <Kernel/Sections.h>
|
||||
|
||||
namespace Kernel {
|
||||
namespace PCI {
|
||||
|
||||
UNMAP_AFTER_INIT void IOAccess::initialize()
|
||||
{
|
||||
if (!Access::is_initialized()) {
|
||||
new IOAccess();
|
||||
dbgln_if(PCI_DEBUG, "PCI: IO access initialised.");
|
||||
}
|
||||
}
|
||||
|
||||
UNMAP_AFTER_INIT IOAccess::IOAccess()
|
||||
{
|
||||
dmesgln("PCI: Using I/O instructions for PCI configuration space access");
|
||||
enumerate_hardware([&](const Address& address, ID id) {
|
||||
m_physical_ids.append({ address, id, get_capabilities(address) });
|
||||
});
|
||||
}
|
||||
|
||||
u8 IOAccess::read8_field(Address address, u32 field)
|
||||
{
|
||||
dbgln_if(PCI_DEBUG, "PCI: IO Reading 8-bit field {:#08x} for {}", field, address);
|
||||
return Access::early_read8_field(address, field);
|
||||
}
|
||||
|
||||
u16 IOAccess::read16_field(Address address, u32 field)
|
||||
{
|
||||
dbgln_if(PCI_DEBUG, "PCI: IO Reading 16-bit field {:#08x} for {}", field, address);
|
||||
return Access::early_read16_field(address, field);
|
||||
}
|
||||
|
||||
u32 IOAccess::read32_field(Address address, u32 field)
|
||||
{
|
||||
dbgln_if(PCI_DEBUG, "PCI: IO Reading 32-bit field {:#08x} for {}", field, address);
|
||||
return Access::early_read32_field(address, field);
|
||||
}
|
||||
|
||||
void IOAccess::write8_field(Address address, u32 field, u8 value)
|
||||
{
|
||||
dbgln_if(PCI_DEBUG, "PCI: IO Writing to 8-bit field {:#08x}, value={:#02x} for {}", field, value, address);
|
||||
IO::out32(PCI_ADDRESS_PORT, address.io_address_for_field(field));
|
||||
IO::out8(PCI_VALUE_PORT + (field & 3), value);
|
||||
}
|
||||
void IOAccess::write16_field(Address address, u32 field, u16 value)
|
||||
{
|
||||
dbgln_if(PCI_DEBUG, "PCI: IO Writing to 16-bit field {:#08x}, value={:#02x} for {}", field, value, address);
|
||||
IO::out32(PCI_ADDRESS_PORT, address.io_address_for_field(field));
|
||||
IO::out16(PCI_VALUE_PORT + (field & 2), value);
|
||||
}
|
||||
void IOAccess::write32_field(Address address, u32 field, u32 value)
|
||||
{
|
||||
dbgln_if(PCI_DEBUG, "PCI: IO Writing to 32-bit field {:#08x}, value={:#02x} for {}", field, value, address);
|
||||
IO::out32(PCI_ADDRESS_PORT, address.io_address_for_field(field));
|
||||
IO::out32(PCI_VALUE_PORT, value);
|
||||
}
|
||||
|
||||
void IOAccess::enumerate_hardware(Function<void(Address, ID)> callback)
|
||||
{
|
||||
dbgln_if(PCI_DEBUG, "PCI: IO enumerating hardware");
|
||||
|
||||
// First scan bus 0. Find any device on that bus, and if it's a PCI-to-PCI
|
||||
// bridge, recursively scan it too.
|
||||
m_enumerated_buses.set(0, true);
|
||||
enumerate_bus(-1, 0, callback, true);
|
||||
|
||||
// Handle Multiple PCI host bridges on slot 0, device 0.
|
||||
// If we happen to miss some PCI buses because they are not reachable through
|
||||
// recursive PCI-to-PCI bridges starting from bus 0, we might find them here.
|
||||
if ((read8_field(Address(), PCI_HEADER_TYPE) & 0x80) != 0) {
|
||||
for (int bus = 1; bus < 256; ++bus) {
|
||||
if (read16_field(Address(0, 0, 0, bus), PCI_VENDOR_ID) == PCI_NONE)
|
||||
continue;
|
||||
if (read16_field(Address(0, 0, 0, bus), PCI_CLASS) != 0x6)
|
||||
continue;
|
||||
if (m_enumerated_buses.get(bus))
|
||||
continue;
|
||||
enumerate_bus(-1, bus, callback, false);
|
||||
m_enumerated_buses.set(bus, true);
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
}
|
||||
}
|
Loading…
Add table
Add a link
Reference in a new issue