1
Fork 0
mirror of https://github.com/RGBCube/serenity synced 2025-07-26 21:17:45 +00:00

Kernel/IntelGraphics: Move pipe management to the Transcoder class

It became apparent to me that future generations of the Intel graphics
chipset utilize the same register set as part of the Transcoder register
set. Therefore, it should be included now in the Transcoder class.
This commit is contained in:
Liav A 2022-04-01 12:52:49 +03:00 committed by Andrew Kaster
parent 2def16a3d2
commit 8042ae43c3
7 changed files with 95 additions and 122 deletions

View file

@ -10,11 +10,6 @@
namespace Kernel::IntelGraphics {
enum class GlobalGenerationRegister {
PipeAConf = 0x70008,
PipeBConf = 0x71008,
};
struct PLLSettings;
struct PLLParameterLimit {