1
Fork 0
mirror of https://github.com/RGBCube/serenity synced 2025-07-25 17:37:37 +00:00

Kernel: Add the DeviceController class in the PCI subsystem

Such device is not an IRQHandler by itself, but actually a controller of
many IRQ or MSI devices. The purpose of this class is to manage multiple
sources of interrupts.

For example, a generic ISA IDE controller controls 2 IRQ sources - 14
and 15. So, when we initialize the IDE controller, it will initialize
two IDE channels (also known as PATAChannels) to utilize IRQ 14 and 15,
respectively. NVMe with MSI-X support can theoretically handle up to
2048 interrupts.
This commit is contained in:
Liav A 2020-12-18 10:52:52 +02:00 committed by Andreas Kling
parent f1d7d864ae
commit 9d10eb473d
4 changed files with 86 additions and 0 deletions

View file

@ -28,6 +28,7 @@
#include <AK/Function.h>
#include <AK/LogStream.h>
#include <AK/String.h>
#include <AK/Types.h>
namespace Kernel {
@ -221,6 +222,7 @@ class Access;
class MMIOAccess;
class IOAccess;
class MMIOSegment;
class DeviceController;
class Device;
}