mirror of
https://github.com/RGBCube/serenity
synced 2025-05-21 16:25:08 +00:00
Kernel: Move all Graphics-related code into Devices/GPU directory
Like the HID, Audio and Storage subsystem, the Graphics subsystem (which handles GPUs technically) exposes unix device files (typically in /dev). To ensure consistency across the repository, move all related files to a new directory under Kernel/Devices called "GPU". Also remove the redundant "GPU" word from the VirtIO driver directory, and the word "Graphics" from GraphicsManagement.{h,cpp} filenames.
This commit is contained in:
parent
31a7dabf02
commit
9ee098b119
69 changed files with 167 additions and 167 deletions
|
@ -1,42 +0,0 @@
|
|||
/*
|
||||
* Copyright (c) 2022, Liav A. <liavalb@hotmail.co.il>
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-2-Clause
|
||||
*/
|
||||
|
||||
#pragma once
|
||||
|
||||
#include <AK/RefPtr.h>
|
||||
#include <AK/Try.h>
|
||||
#include <AK/Types.h>
|
||||
#include <Kernel/Graphics/Intel/Transcoder/DisplayTranscoder.h>
|
||||
|
||||
namespace Kernel {
|
||||
|
||||
class IntelDisplayConnectorGroup;
|
||||
class IntelAnalogDisplayTranscoder final : public IntelDisplayTranscoder {
|
||||
public:
|
||||
static ErrorOr<NonnullOwnPtr<IntelAnalogDisplayTranscoder>> create_with_physical_addresses(PhysicalAddress transcoder_registers_start_address,
|
||||
PhysicalAddress pipe_registers_start_address, PhysicalAddress dpll_registers_start_address, PhysicalAddress dpll_control_registers_start_address);
|
||||
|
||||
virtual ErrorOr<void> set_dpll_settings(Badge<IntelDisplayConnectorGroup>, IntelGraphics::PLLSettings const& settings, size_t dac_multiplier) override;
|
||||
virtual ErrorOr<void> enable_dpll_without_vga(Badge<IntelDisplayConnectorGroup>) override;
|
||||
virtual ErrorOr<void> disable_dpll(Badge<IntelDisplayConnectorGroup>) override;
|
||||
|
||||
private:
|
||||
struct [[gnu::packed]] DPLLRegisters {
|
||||
u32 divisor_a0;
|
||||
u32 divisor_a1;
|
||||
};
|
||||
|
||||
struct [[gnu::packed]] DPLLControlRegisters {
|
||||
u32 control;
|
||||
u32 padding; // On Gen4, this is the control register of DPLL B, don't touch this
|
||||
u32 multiplier;
|
||||
};
|
||||
|
||||
IntelAnalogDisplayTranscoder(Memory::TypedMapping<TranscoderRegisters volatile>, Memory::TypedMapping<PipeRegisters volatile>, Memory::TypedMapping<DPLLRegisters volatile>, Memory::TypedMapping<DPLLControlRegisters volatile>);
|
||||
Memory::TypedMapping<DPLLRegisters volatile> m_dpll_registers;
|
||||
Memory::TypedMapping<DPLLControlRegisters volatile> m_dpll_control_registers;
|
||||
};
|
||||
}
|
Loading…
Add table
Add a link
Reference in a new issue