mirror of
				https://github.com/RGBCube/serenity
				synced 2025-10-31 19:32:45 +00:00 
			
		
		
		
	Kernel: Fix L1/L2/L3 cache conditionals in ProcFSCPUInformation
This commit is contained in:
		
							parent
							
								
									42a7dc9fe2
								
							
						
					
					
						commit
						f52e468cd6
					
				
					 1 changed files with 3 additions and 3 deletions
				
			
		|  | @ -647,11 +647,11 @@ private: | |||
| 
 | ||||
|                 if (info.l1_data_cache().has_value()) | ||||
|                     TRY(add_cache_info("l1_data"sv, *info.l1_data_cache())); | ||||
|                 if (info.l1_data_cache().has_value()) | ||||
|                 if (info.l1_instruction_cache().has_value()) | ||||
|                     TRY(add_cache_info("l1_instruction"sv, *info.l1_instruction_cache())); | ||||
|                 if (info.l1_data_cache().has_value()) | ||||
|                 if (info.l2_cache().has_value()) | ||||
|                     TRY(add_cache_info("l2"sv, *info.l2_cache())); | ||||
|                 if (info.l1_data_cache().has_value()) | ||||
|                 if (info.l3_cache().has_value()) | ||||
|                     TRY(add_cache_info("l3"sv, *info.l3_cache())); | ||||
| 
 | ||||
|                 TRY(caches.finish()); | ||||
|  |  | |||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue
	
	 Linus Groh
						Linus Groh