1
Fork 0
mirror of https://github.com/RGBCube/serenity synced 2025-05-20 18:15:07 +00:00

Kernel: Fix L1/L2/L3 cache conditionals in ProcFSCPUInformation

This commit is contained in:
Linus Groh 2022-07-24 23:01:59 +01:00
parent 42a7dc9fe2
commit f52e468cd6

View file

@ -647,11 +647,11 @@ private:
if (info.l1_data_cache().has_value())
TRY(add_cache_info("l1_data"sv, *info.l1_data_cache()));
if (info.l1_data_cache().has_value())
if (info.l1_instruction_cache().has_value())
TRY(add_cache_info("l1_instruction"sv, *info.l1_instruction_cache()));
if (info.l1_data_cache().has_value())
if (info.l2_cache().has_value())
TRY(add_cache_info("l2"sv, *info.l2_cache()));
if (info.l1_data_cache().has_value())
if (info.l3_cache().has_value())
TRY(add_cache_info("l3"sv, *info.l3_cache()));
TRY(caches.finish());