mirror of
https://github.com/RGBCube/serenity
synced 2025-10-30 02:52:37 +00:00
This allows us to enable Write-Combine on e.g. framebuffers, significantly improving performance on bare metal. To keep things simple we right now only use one of up to three bits (bit 7 in the PTE), which maps to the PA4 entry in the PAT MSR, which we set to the Write-Combine mode on each CPU at boot time. |
||
|---|---|---|
| .. | ||
| aarch64 | ||
| x86 | ||
| DeferredCallEntry.h | ||
| Processor.h | ||
| ProcessorSpecificDataID.h | ||
| RegisterState.h | ||
| ScopedCritical.h | ||
| SmapDisabler.h | ||
| Spinlock.h | ||