mirror of
https://github.com/RGBCube/serenity
synced 2025-10-31 17:32:44 +00:00
9ee098b119
Like the HID, Audio and Storage subsystem, the Graphics subsystem (which
handles GPUs technically) exposes unix device files (typically in /dev).
To ensure consistency across the repository, move all related files to a
new directory under Kernel/Devices called "GPU".
Also remove the redundant "GPU" word from the VirtIO driver directory,
and the word "Graphics" from GraphicsManagement.{h,cpp} filenames.
77 lines
2.5 KiB
C++
77 lines
2.5 KiB
C++
/*
|
|
* Copyright (c) 2022, Liav A. <liavalb@hotmail.co.il>
|
|
*
|
|
* SPDX-License-Identifier: BSD-2-Clause
|
|
*/
|
|
|
|
#pragma once
|
|
|
|
#include <AK/RefPtr.h>
|
|
#include <AK/Try.h>
|
|
#include <AK/Types.h>
|
|
#include <Kernel/Devices/GPU/DisplayConnector.h>
|
|
#include <Kernel/Devices/GPU/Intel/Definitions.h>
|
|
#include <Kernel/Locking/Spinlock.h>
|
|
#include <Kernel/Memory/TypedMapping.h>
|
|
|
|
namespace Kernel {
|
|
|
|
class IntelDisplayConnectorGroup;
|
|
class IntelDisplayPlane {
|
|
public:
|
|
enum class PipeSelect {
|
|
PipeA,
|
|
PipeB,
|
|
PipeC,
|
|
PipeD,
|
|
};
|
|
|
|
// Note: This is used to "cache" all the registers we wrote to, because
|
|
// we might not be able to read them directly from hardware later.
|
|
struct ShadowRegisters {
|
|
u32 control;
|
|
u32 linear_offset;
|
|
u32 stride;
|
|
u32 surface_base;
|
|
};
|
|
|
|
public:
|
|
static ErrorOr<NonnullOwnPtr<IntelDisplayPlane>> create_with_physical_address(PhysicalAddress plane_registers_start_address);
|
|
|
|
ErrorOr<void> set_horizontal_active_pixels_count(Badge<IntelDisplayConnectorGroup>, size_t horizontal_active_pixels_count);
|
|
ErrorOr<void> set_vertical_active_pixels_count(Badge<IntelDisplayConnectorGroup>, size_t vertical_active_pixels_count);
|
|
ErrorOr<void> set_horizontal_stride(Badge<IntelDisplayConnectorGroup>, size_t horizontal_stride);
|
|
ErrorOr<void> set_aperture_base(Badge<IntelDisplayConnectorGroup>, PhysicalAddress aperture_start);
|
|
ErrorOr<void> set_pipe(Badge<IntelDisplayConnectorGroup>, PipeSelect);
|
|
|
|
virtual ErrorOr<void> enable(Badge<IntelDisplayConnectorGroup>) = 0;
|
|
bool is_enabled(Badge<IntelDisplayConnectorGroup>);
|
|
ErrorOr<void> disable(Badge<IntelDisplayConnectorGroup>);
|
|
|
|
ShadowRegisters shadow_registers() const;
|
|
|
|
virtual ~IntelDisplayPlane() = default;
|
|
|
|
protected:
|
|
struct [[gnu::packed]] PlaneRegisters {
|
|
u32 control;
|
|
u32 linear_offset;
|
|
u32 stride;
|
|
u8 padding[24]; // Note: This might contain other registers, don't touch them.
|
|
u32 surface_base;
|
|
};
|
|
|
|
explicit IntelDisplayPlane(Memory::TypedMapping<PlaneRegisters volatile> registers_mapping);
|
|
mutable Spinlock<LockRank::None> m_access_lock;
|
|
ShadowRegisters m_shadow_registers {};
|
|
Memory::TypedMapping<PlaneRegisters volatile> m_plane_registers;
|
|
|
|
// Note: The PipeSelect value is used only in planes until Skylake graphics.
|
|
PipeSelect m_pipe_select { PipeSelect::PipeA };
|
|
|
|
PhysicalAddress m_aperture_start;
|
|
size_t m_horizontal_stride { 0 };
|
|
size_t m_horizontal_active_pixels_count { 0 };
|
|
size_t m_vertical_active_pixels_count { 0 };
|
|
};
|
|
}
|