mirror of
https://github.com/RGBCube/serenity
synced 2025-10-28 11:02:36 +00:00
09a43969ba
Replacement made by `find Kernel Userland -name '*.h' -o -name '*.cpp' | sed -i -Ee 's/dbgln\b<(\w+)>\(/dbgln_if(\1, /g'`
107 lines
3.9 KiB
C++
107 lines
3.9 KiB
C++
/*
|
|
* Copyright (c) 2020, Liav A. <liavalb@hotmail.co.il>
|
|
* All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
*
|
|
* 1. Redistributions of source code must retain the above copyright notice, this
|
|
* list of conditions and the following disclaimer.
|
|
*
|
|
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
|
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
|
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <Kernel/Debug.h>
|
|
#include <Kernel/IO.h>
|
|
#include <Kernel/PCI/IOAccess.h>
|
|
|
|
namespace Kernel {
|
|
namespace PCI {
|
|
|
|
void IOAccess::initialize()
|
|
{
|
|
if (!Access::is_initialized()) {
|
|
new IOAccess();
|
|
dbgln_if(PCI_DEBUG, "PCI: IO access initialised.");
|
|
}
|
|
}
|
|
|
|
IOAccess::IOAccess()
|
|
{
|
|
klog() << "PCI: Using I/O instructions for PCI configuration space access";
|
|
enumerate_hardware([&](const Address& address, ID id) {
|
|
m_physical_ids.append({ address, id, get_capabilities(address) });
|
|
});
|
|
}
|
|
|
|
u8 IOAccess::read8_field(Address address, u32 field)
|
|
{
|
|
dbgln_if(PCI_DEBUG, "PCI: IO Reading 8-bit field {:#08x} for {}", field, address);
|
|
return Access::early_read8_field(address, field);
|
|
}
|
|
|
|
u16 IOAccess::read16_field(Address address, u32 field)
|
|
{
|
|
dbgln_if(PCI_DEBUG, "PCI: IO Reading 16-bit field {:#08x} for {}", field, address);
|
|
return Access::early_read16_field(address, field);
|
|
}
|
|
|
|
u32 IOAccess::read32_field(Address address, u32 field)
|
|
{
|
|
dbgln_if(PCI_DEBUG, "PCI: IO Reading 32-bit field {:#08x} for {}", field, address);
|
|
return Access::early_read32_field(address, field);
|
|
}
|
|
|
|
void IOAccess::write8_field(Address address, u32 field, u8 value)
|
|
{
|
|
dbgln_if(PCI_DEBUG, "PCI: IO Writing to 8-bit field {:#08x}, value={:#02x} for {}", field, value, address);
|
|
IO::out32(PCI_ADDRESS_PORT, address.io_address_for_field(field));
|
|
IO::out8(PCI_VALUE_PORT + (field & 3), value);
|
|
}
|
|
void IOAccess::write16_field(Address address, u32 field, u16 value)
|
|
{
|
|
dbgln_if(PCI_DEBUG, "PCI: IO Writing to 16-bit field {:#08x}, value={:#02x} for {}", field, value, address);
|
|
IO::out32(PCI_ADDRESS_PORT, address.io_address_for_field(field));
|
|
IO::out16(PCI_VALUE_PORT + (field & 2), value);
|
|
}
|
|
void IOAccess::write32_field(Address address, u32 field, u32 value)
|
|
{
|
|
dbgln_if(PCI_DEBUG, "PCI: IO Writing to 32-bit field {:#08x}, value={:#02x} for {}", field, value, address);
|
|
IO::out32(PCI_ADDRESS_PORT, address.io_address_for_field(field));
|
|
IO::out32(PCI_VALUE_PORT, value);
|
|
}
|
|
|
|
void IOAccess::enumerate_hardware(Function<void(Address, ID)> callback)
|
|
{
|
|
#if PCI_DEBUG
|
|
dbgln("PCI: IO enumerating hardware");
|
|
#endif
|
|
// Single PCI host controller.
|
|
if ((read8_field(Address(), PCI_HEADER_TYPE) & 0x80) == 0) {
|
|
enumerate_bus(-1, 0, callback, true);
|
|
return;
|
|
}
|
|
|
|
// Multiple PCI host controllers.
|
|
for (int bus = 0; bus < 256; ++bus) {
|
|
if (read16_field(Address(0, 0, 0, bus), PCI_VENDOR_ID) == PCI_NONE)
|
|
break;
|
|
enumerate_bus(-1, bus, callback, false);
|
|
}
|
|
}
|
|
|
|
}
|
|
}
|