mirror of
				https://github.com/RGBCube/serenity
				synced 2025-10-31 09:32:43 +00:00 
			
		
		
		
	 697c5ca5e5
			
		
	
	
		697c5ca5e5
		
	
	
	
	
		
			
			The handling of page tables is very architecture specific, so belongs
in the Arch directory. Some parts were already architecture-specific,
however this commit moves the rest of the PageDirectory class into the
Arch directory.
While we're here the aarch64/PageDirectory.{h,cpp} files are updated to
be aarch64 specific, by renaming some members and removing x86_64
specific code.
		
	
			
		
			
				
	
	
		
			208 lines
		
	
	
	
		
			6.3 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
			
		
		
	
	
			208 lines
		
	
	
	
		
			6.3 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
| /*
 | |
|  * Copyright (c) 2018-2021, Andreas Kling <kling@serenityos.org>
 | |
|  *
 | |
|  * SPDX-License-Identifier: BSD-2-Clause
 | |
|  */
 | |
| 
 | |
| #pragma once
 | |
| 
 | |
| #include <AK/AtomicRefCounted.h>
 | |
| #include <AK/Badge.h>
 | |
| #include <AK/HashMap.h>
 | |
| #include <AK/IntrusiveRedBlackTree.h>
 | |
| #include <AK/RefPtr.h>
 | |
| #include <AK/Types.h>
 | |
| #include <Kernel/Forward.h>
 | |
| #include <Kernel/Locking/LockRank.h>
 | |
| #include <Kernel/Locking/Spinlock.h>
 | |
| #include <Kernel/Memory/PhysicalPage.h>
 | |
| #include <Kernel/PhysicalAddress.h>
 | |
| 
 | |
| namespace Kernel::Memory {
 | |
| 
 | |
| class PageDirectoryEntry {
 | |
| public:
 | |
|     PhysicalPtr page_table_base() const { return PhysicalAddress::physical_page_base(m_raw); }
 | |
|     void set_page_table_base(PhysicalPtr value)
 | |
|     {
 | |
|         m_raw &= 0x8000000000000fffULL;
 | |
|         m_raw |= PhysicalAddress::physical_page_base(value);
 | |
|     }
 | |
| 
 | |
|     bool is_null() const { return m_raw == 0; }
 | |
|     void clear() { m_raw = 0; }
 | |
| 
 | |
|     u64 raw() const { return m_raw; }
 | |
|     void copy_from(Badge<Memory::PageDirectory>, PageDirectoryEntry const& other) { m_raw = other.m_raw; }
 | |
| 
 | |
|     enum Flags {
 | |
|         Present = 1 << 0,
 | |
|         ReadWrite = 1 << 1,
 | |
|         UserSupervisor = 1 << 2,
 | |
|         WriteThrough = 1 << 3,
 | |
|         CacheDisabled = 1 << 4,
 | |
|         Huge = 1 << 7,
 | |
|         Global = 1 << 8,
 | |
|         NoExecute = 0x8000000000000000ULL,
 | |
|     };
 | |
| 
 | |
|     bool is_present() const { return (raw() & Present) == Present; }
 | |
|     void set_present(bool b) { set_bit(Present, b); }
 | |
| 
 | |
|     bool is_user_allowed() const { return (raw() & UserSupervisor) == UserSupervisor; }
 | |
|     void set_user_allowed(bool b) { set_bit(UserSupervisor, b); }
 | |
| 
 | |
|     bool is_huge() const { return (raw() & Huge) == Huge; }
 | |
|     void set_huge(bool b) { set_bit(Huge, b); }
 | |
| 
 | |
|     bool is_writable() const { return (raw() & ReadWrite) == ReadWrite; }
 | |
|     void set_writable(bool b) { set_bit(ReadWrite, b); }
 | |
| 
 | |
|     bool is_write_through() const { return (raw() & WriteThrough) == WriteThrough; }
 | |
|     void set_write_through(bool b) { set_bit(WriteThrough, b); }
 | |
| 
 | |
|     bool is_cache_disabled() const { return (raw() & CacheDisabled) == CacheDisabled; }
 | |
|     void set_cache_disabled(bool b) { set_bit(CacheDisabled, b); }
 | |
| 
 | |
|     bool is_global() const { return (raw() & Global) == Global; }
 | |
|     void set_global(bool b) { set_bit(Global, b); }
 | |
| 
 | |
|     bool is_execute_disabled() const { return (raw() & NoExecute) == NoExecute; }
 | |
|     void set_execute_disabled(bool b) { set_bit(NoExecute, b); }
 | |
| 
 | |
| private:
 | |
|     void set_bit(u64 bit, bool value)
 | |
|     {
 | |
|         if (value)
 | |
|             m_raw |= bit;
 | |
|         else
 | |
|             m_raw &= ~bit;
 | |
|     }
 | |
| 
 | |
|     u64 m_raw;
 | |
| };
 | |
| 
 | |
| class PageTableEntry {
 | |
| public:
 | |
|     PhysicalPtr physical_page_base() const { return PhysicalAddress::physical_page_base(m_raw); }
 | |
|     void set_physical_page_base(PhysicalPtr value)
 | |
|     {
 | |
|         // FIXME: IS THIS PLATFORM SPECIFIC?
 | |
|         m_raw &= 0x8000000000000fffULL;
 | |
|         m_raw |= PhysicalAddress::physical_page_base(value);
 | |
|     }
 | |
| 
 | |
|     u64 raw() const { return m_raw; }
 | |
| 
 | |
|     enum Flags {
 | |
|         Present = 1 << 0,
 | |
|         ReadWrite = 1 << 1,
 | |
|         UserSupervisor = 1 << 2,
 | |
|         WriteThrough = 1 << 3,
 | |
|         CacheDisabled = 1 << 4,
 | |
|         PAT = 1 << 7,
 | |
|         Global = 1 << 8,
 | |
|         NoExecute = 0x8000000000000000ULL,
 | |
|     };
 | |
| 
 | |
|     bool is_present() const { return (raw() & Present) == Present; }
 | |
|     void set_present(bool b) { set_bit(Present, b); }
 | |
| 
 | |
|     bool is_user_allowed() const { return (raw() & UserSupervisor) == UserSupervisor; }
 | |
|     void set_user_allowed(bool b) { set_bit(UserSupervisor, b); }
 | |
| 
 | |
|     bool is_writable() const { return (raw() & ReadWrite) == ReadWrite; }
 | |
|     void set_writable(bool b) { set_bit(ReadWrite, b); }
 | |
| 
 | |
|     bool is_write_through() const { return (raw() & WriteThrough) == WriteThrough; }
 | |
|     void set_write_through(bool b) { set_bit(WriteThrough, b); }
 | |
| 
 | |
|     bool is_cache_disabled() const { return (raw() & CacheDisabled) == CacheDisabled; }
 | |
|     void set_cache_disabled(bool b) { set_bit(CacheDisabled, b); }
 | |
| 
 | |
|     bool is_global() const { return (raw() & Global) == Global; }
 | |
|     void set_global(bool b) { set_bit(Global, b); }
 | |
| 
 | |
|     bool is_execute_disabled() const { return (raw() & NoExecute) == NoExecute; }
 | |
|     void set_execute_disabled(bool b) { set_bit(NoExecute, b); }
 | |
| 
 | |
|     bool is_pat() const { return (raw() & PAT) == PAT; }
 | |
|     void set_pat(bool b) { set_bit(PAT, b); }
 | |
| 
 | |
|     bool is_null() const { return m_raw == 0; }
 | |
|     void clear() { m_raw = 0; }
 | |
| 
 | |
| private:
 | |
|     void set_bit(u64 bit, bool value)
 | |
|     {
 | |
|         if (value)
 | |
|             m_raw |= bit;
 | |
|         else
 | |
|             m_raw &= ~bit;
 | |
|     }
 | |
| 
 | |
|     u64 m_raw;
 | |
| };
 | |
| 
 | |
| static_assert(AssertSize<PageDirectoryEntry, 8>());
 | |
| static_assert(AssertSize<PageTableEntry, 8>());
 | |
| 
 | |
| class PageDirectoryPointerTable {
 | |
| public:
 | |
|     PageDirectoryEntry* directory(size_t index)
 | |
|     {
 | |
|         VERIFY(index <= (NumericLimits<size_t>::max() << 30));
 | |
|         return (PageDirectoryEntry*)(PhysicalAddress::physical_page_base(raw[index]));
 | |
|     }
 | |
| 
 | |
|     u64 raw[512];
 | |
| };
 | |
| 
 | |
| class PageDirectory final : public AtomicRefCounted<PageDirectory> {
 | |
|     friend class MemoryManager;
 | |
| 
 | |
| public:
 | |
|     static ErrorOr<NonnullLockRefPtr<PageDirectory>> try_create_for_userspace();
 | |
|     static NonnullLockRefPtr<PageDirectory> must_create_kernel_page_directory();
 | |
|     static LockRefPtr<PageDirectory> find_current();
 | |
| 
 | |
|     ~PageDirectory();
 | |
| 
 | |
|     void allocate_kernel_directory();
 | |
| 
 | |
|     FlatPtr cr3() const
 | |
|     {
 | |
|         return m_pml4t->paddr().get();
 | |
|     }
 | |
| 
 | |
|     bool is_cr3_initialized() const
 | |
|     {
 | |
|         return m_pml4t;
 | |
|     }
 | |
| 
 | |
|     AddressSpace* address_space() { return m_space; }
 | |
|     AddressSpace const* address_space() const { return m_space; }
 | |
| 
 | |
|     void set_space(Badge<AddressSpace>, AddressSpace& space) { m_space = &space; }
 | |
| 
 | |
|     RecursiveSpinlock<LockRank::None>& get_lock() { return m_lock; }
 | |
| 
 | |
|     // This has to be public to let the global singleton access the member pointer
 | |
|     IntrusiveRedBlackTreeNode<FlatPtr, PageDirectory, RawPtr<PageDirectory>> m_tree_node;
 | |
| 
 | |
| private:
 | |
|     PageDirectory();
 | |
|     static void register_page_directory(PageDirectory* directory);
 | |
|     static void deregister_page_directory(PageDirectory* directory);
 | |
| 
 | |
|     AddressSpace* m_space { nullptr };
 | |
|     RefPtr<PhysicalPage> m_pml4t;
 | |
|     RefPtr<PhysicalPage> m_directory_table;
 | |
|     RefPtr<PhysicalPage> m_directory_pages[512];
 | |
|     RecursiveSpinlock<LockRank::None> m_lock {};
 | |
| };
 | |
| 
 | |
| void activate_kernel_page_directory(PageDirectory const& pgd);
 | |
| void activate_page_directory(PageDirectory const& pgd, Thread* current_thread);
 | |
| 
 | |
| }
 |